

<b>Notice of References Cited</b>			Application/Control No.	Applicant(s)/Patent Under Reexamination	
			10/716,573	LABERGE, PAUL A.	
Examiner			Art Unit	2112	Page 1 of 1
Jeremy S. Cerullo					

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	On Slot Allocation for Time-Constrained Messages in Dual-Bus Networks - Ching-Chin Han - IEEE - July 1997
	V	A Pipeline-Based Approach for Maximal-Sized Matching Scheduling in Input-Buffered Switches - Eiji Oki, et al - IEEE - June 2001
	W	A Hard Real-Time Bus Arbitration Protocol based on EIA-709 - Alexander Bauer, et al - IEEE - 2002
	X	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.